Fundamentals of Digital Logic with Verilog Design, 3/e (IE-Paperback)

購買商店

Fundamentals of Digital Logic with Verilog Design, 3/e (IE-Paperback)

$1,230.00

馬上購買

內容描述

<內容簡介>
Fundamentals of Digital Logic With Verilog Design teaches the basic design techniques for logic circuits. It emphasizes the synthesis of circuits and explains how circuits are implemented in real chips. Fundamental concepts are illustrated by using small examples.

Use of CAD software is well integrated into the book. A CD-ROM that contains Altera's Quartus CAD software comes free with every copy of the text. The CAD software provides automatic mapping of a design written in Verilog into Field Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices (CPLDs). Students will be able to try, firsthand, the book's Verilog examples (over 140) and homework problems.

Engineers use Quartus CAD for designing, simulating, testing and implementing logic circuits. The version included with this text supports all major features of the commercial product and comes with a compiler for the IEEE standard Verilog language. Students will be able to:
  enter a design into the CAD system
  compile the design into a selected device
  simulate the functionality and timing of the resulting circuit
  implement the designs in actual devices (using the school's laboratory facilities)

Verilog is a complex language, so it is introduced gradually in the book. Each Verilog feature is presented as it becomes pertinent for the circuits being discussed. To teach the student to use the Quartus CAD, the book includes three tutorials.

 <章節目錄>
Chapter 1 Introduction
Chapter 2 Introduction to Logic Circuits
Chapter 3 Number Representation and Arithmetic Circuits
Chapter 4 Combinational-Circuit Building Blocks
Chapter 5 Flip-Flop, Registers, and Counters
Chapter 6 Synchronous Sequential Circuits
Chapter 7 Digital System Design
Chapter 8 Optimized Implementation of Logic Functions
Chapter 9 Asynchronous Sequential Circuits
Chapter 10 Computer Aided Design Tools
Chapter 11 Testing of Logic Circuits